Nice work, almost all routings of Cryo chip look good to me.

One comment:

I prefer to route all high-speed trace on the top layer and then use one or two vias directly down to BGA bumps.

If possible, only the following three high-speed traces need to be modified by stretching the top-layer traces of the DC signal to the left further.